aboutsummaryrefslogtreecommitdiff
path: root/cores
diff options
context:
space:
mode:
Diffstat (limited to 'cores')
-rwxr-xr-xcores/arduino/wiring.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/cores/arduino/wiring.c b/cores/arduino/wiring.c
index 1b3fd44..bc01949 100755
--- a/cores/arduino/wiring.c
+++ b/cores/arduino/wiring.c
@@ -221,11 +221,15 @@ void init()
// set timer 1 prescale factor to 64
sbi(TCCR1B, CS11);
+#if F_CPU >= 8000000L
sbi(TCCR1B, CS10);
+#endif
#elif defined(TCCR1) && defined(CS11) && defined(CS10)
sbi(TCCR1, CS11);
+#if F_CPU >= 8000000L
sbi(TCCR1, CS10);
#endif
+#endif
// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
sbi(TCCR1A, WGM10);