aboutsummaryrefslogtreecommitdiff
path: root/cores/atmega8/pins_atmega8.c
diff options
context:
space:
mode:
authorDavid A. Mellis <d.mellis@arduino.cc>2007-10-06 14:47:50 +0000
committerDavid A. Mellis <d.mellis@arduino.cc>2007-10-06 14:47:50 +0000
commit5f3976696ddf5d02ea7e6f805ce655e1f281e6ed (patch)
tree547c97780b4a79c5fac43ebcd017ddfb9b73971c /cores/atmega8/pins_atmega8.c
parent72e9f39fbde96b484338cbbd785680e5ab4a2e72 (diff)
Moving hardware/targets to hardware/cores.
Diffstat (limited to 'cores/atmega8/pins_atmega8.c')
-rwxr-xr-xcores/atmega8/pins_atmega8.c119
1 files changed, 119 insertions, 0 deletions
diff --git a/cores/atmega8/pins_atmega8.c b/cores/atmega8/pins_atmega8.c
new file mode 100755
index 0000000..ed1b2bd
--- /dev/null
+++ b/cores/atmega8/pins_atmega8.c
@@ -0,0 +1,119 @@
+/*
+ pin_atmega8.c - pin definitions for the atmega8
+ Part of Arduino / Wiring Lite
+
+ Copyright (c) 2005 David A. Mellis
+
+ This library is free software; you can redistribute it and/or
+ modify it under the terms of the GNU Lesser General Public
+ License as published by the Free Software Foundation; either
+ version 2.1 of the License, or (at your option) any later version.
+
+ This library is distributed in the hope that it will be useful,
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ Lesser General Public License for more details.
+
+ You should have received a copy of the GNU Lesser General
+ Public License along with this library; if not, write to the
+ Free Software Foundation, Inc., 59 Temple Place, Suite 330,
+ Boston, MA 02111-1307 USA
+
+ $Id$
+*/
+
+#include <avr/io.h>
+#include "wiring.h"
+
+// We map the pin numbers passed to digitalRead() or
+// analogRead() directly to the corresponding pin
+// numbers on the Atmega8. No distinction is made
+// between analog and digital pins.
+
+// ATMEL ATMEGA8
+//
+// +-\/-+
+// PC6 1| |28 PC5
+// PD0 2| |27 PC4
+// PD1 3| |26 PC3
+// PD2 4| |25 PC2
+// PD3 5| |24 PC1
+// PD4 6| |23 PC0
+// VCC 7| |22 GND
+// GND 8| |21 AREF
+// PB6 9| |20 AVCC
+// PB7 10| |19 PB5
+// PD5 11| |18 PB4
+// PD6 12| |17 PB3
+// PD7 13| |16 PB2
+// PB0 14| |15 PB1
+// +----+
+
+#define NUM_PINS 28
+#define NUM_PORTS 4
+
+#define PB 2
+#define PC 3
+#define PD 4
+
+int port_to_mode[NUM_PORTS + 1] = {
+ NOT_A_PORT,
+ NOT_A_PORT,
+ _SFR_IO_ADDR(DDRB),
+ _SFR_IO_ADDR(DDRC),
+ _SFR_IO_ADDR(DDRD),
+};
+
+int port_to_output[NUM_PORTS + 1] = {
+ NOT_A_PORT,
+ NOT_A_PORT,
+ _SFR_IO_ADDR(PORTB),
+ _SFR_IO_ADDR(PORTC),
+ _SFR_IO_ADDR(PORTD),
+};
+
+int port_to_input[NUM_PORTS + 1] = {
+ NOT_A_PORT,
+ NOT_A_PORT,
+ _SFR_IO_ADDR(PINB),
+ _SFR_IO_ADDR(PINC),
+ _SFR_IO_ADDR(PIND),
+};
+
+pin_t digital_pin_to_port_array[] = {
+ { NOT_A_PIN, NOT_A_PIN },
+
+ { PC, 6 },
+ { PD, 0 },
+ { PD, 1 },
+ { PD, 2 },
+ { PD, 3 },
+ { PD, 4 },
+ { NOT_A_PIN, NOT_A_PIN },
+ { NOT_A_PIN, NOT_A_PIN },
+ { PB, 6 },
+ { PB, 7 },
+ { PD, 5 },
+ { PD, 6 },
+ { PD, 7 },
+ { PB, 0 },
+
+ { PB, 1 },
+ { PB, 2 },
+ { PB, 3 },
+ { PB, 4 },
+ { PB, 5 },
+ { NOT_A_PIN, NOT_A_PIN },
+ { NOT_A_PIN, NOT_A_PIN },
+ { NOT_A_PIN, NOT_A_PIN },
+ { PC, 0 },
+ { PC, 1 },
+ { PC, 2 },
+ { PC, 3 },
+ { PC, 4 },
+ { PC, 5 },
+};
+
+pin_t *digital_pin_to_port = digital_pin_to_port_array;
+pin_t *analog_in_pin_to_port = digital_pin_to_port_array;
+pin_t *analog_out_pin_to_port = digital_pin_to_port_array;